



US006046609A

# United States Patent [19]

Toyoshima et al.

[11] Patent Number: **6,046,609**[45] Date of Patent: **\*Apr. 4, 2000**

## [54] SENSE AMPLIFIER CIRCUIT

[75] Inventors: **Hiroshi Toyoshima**, Akiruno; **Masashige Harada**, Fuchū; **Tomohiro Nagano**, Akishima; **Yoji Nishio**, Hitachi; **Atsushi Hiraishi**, Kodaira; **Kunihiro Komiya**, Hachioji; **Hideharu Yahata**, Chofu; **Kenichi Fukui**, Kodaira; **Hiromi Zushi**, Fussa; **Takahiro Sonoda**, Fuchū; **Haruko Kawachino**, Urawa; **Sadayuki Morita**, Higashi-Yamato, all of Japan

[73] Assignees: **Hitachi, Ltd.; Hitachi ULSI Engineering Corp.**, both of Tokyo, Japan

[\*] Notice: This patent is subject to a terminal disclaimer.

[21] Appl. No.: **09/188,369**

[22] Filed: **Nov. 10, 1998**

## Related U.S. Application Data

[63] Continuation of application No. 08/842,536, Apr. 15, 1997, Pat. No. 5,854,562.

## [30] Foreign Application Priority Data

Apr. 17, 1996 [JP] Japan ..... 8-094992  
Dec. 17, 1996 [JP] Japan ..... 8-336587

[51] Int. Cl.<sup>7</sup> ..... **G11C 7/06**  
[52] U.S. Cl. ..... **327/55; 327/57**  
[58] Field of Search ..... 327/51-57, 198

## [56] References Cited

## U.S. PATENT DOCUMENTS

4,504,748 3/1985 Oritani ..... 365/205

4,843,264	6/1989	Galbraith .....	327/55
4,973,864	11/1990	Nogami .....	327/55
5,506,524	4/1996	Lin .....	327/57
5,508,644	4/1996	Branson et al. ....	327/57
5,526,314	6/1996	Kumar .....	327/52
5,729,159	3/1998	Gersbach .....	327/57
5,796,273	8/1998	Jung et al. ....	327/55

## FOREIGN PATENT DOCUMENTS

5-298887 11/1993 Japan ..... G11C 11/409

## OTHER PUBLICATIONS

T. Kobayashi et al, "A Current-Mode Latch Sense Amplifier and a Static Power Saving Input Buffer for Low-Power Architecture", 1992 Symposium on VLSI Circuits Digest of Technical Papers, 1992, pp. 28-29.

Primary Examiner—Toan Tran  
Attorney, Agent, or Firm—Beall Law Offices

## [57] ABSTRACT

A sense amplifier, which is intended to reduce the output response time after it has received a small voltage difference until it delivers amplified output signals, consists of a latch circuit made up of a pair of CMOS inverters, a pair of NMOS transistors connected in parallel to the latch circuit, and a current source connected in series to the latch circuit and NMOS transistor pair. The NMOS transistors amplify a small voltage difference of input signals, and the inverters of the latch circuit further amplify the resulting voltage difference to produce the output signals. Based on is a small voltage difference of input signals being amplified in two stages and the amplifying circuit being a 2-stage serial connection of the current source and the NMOS transistor or CMOS inverter, the delay time of output response can be reduced.

**10 Claims, 14 Drawing Sheets**

